18

What is claimed is:

1	1.	A data modulation method comprising the steps of:
2	a)	converting an N-bit data word of a data bit stream to an M-bit
3	code word a	nd storing a plurality of said M-bit code words in a buffer to
4	form a chan	nel bit stream, where the integer M is greater than the integer N;
5	b)	determining a digital sum value of said channel bit stream;
6	c)	detecting a bit sequence of a predetermined pattern in the
7	stored chang	nel bit stream; and
8	d)	replacing a bit "1" of said detected bit sequence with a bit "0" if
9	the replacem	nent results in said digital sum value approaching zero.
1	2.	A data modulation method comprising the steps of:
2	a)	mapping a plurality of 4-bit data words to a plurality of 3-bit
3	code words in a memory;	
4	b)	segmenting a data bit stream into a plurality of 4-bit data words
5	by successiv	ely shifting two bits at a time;
6	c)	converting higher significant two bits of each 4-bit data word to
7	a 3-bit code	word correspondingly mapped to the 4-bit data word in said
8	memory and	l converting lower significant two bits of the 4-bit data word as
9	higher signi	ficant two bits of a subsequent 4-bit data word to a 3-bit code
10	word corres	pondingly mapped to said subsequent 4-bit data word so that a
11	channel bit s	tream having no consecutive 1's is produced by a plurality of
12	said 3-bit code words;	
13	d)	determining a digital sum value of said channel bit stream;
14	e)	detecting a first predetermined one of said 3-bit code words
15	which is consecutive with a second predetermined one of said 3-bit code	
16	words; and	

replacing the detected code word with a substitute code word

 $\ensuremath{^{\prime\prime}}000\ensuremath{^{\prime\prime}}$ if the replacement results in said digital sum value approaching zero.

1 3. A data modulation method comprising the steps of: 2 mapping, in a memory, 2-bit data words "00", "01", "10" and "11" to 3 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4bit data words "0000", "0001", "1000" and "1001" to 6-bit code words 4 "101000", "100000", "001000" and "010000", respectively; 5 segmenting a data bit stream into a plurality of 4-bit data words; 6 converting each of the 4-bit data words to a 6-bit code word mapped in 7 8 said memory if the 4-bit data word is coincident with one of said mapped 4-9 bit data words and converting higher significant two bits of the 4-bit data 10 word to a 3-bit code word mapped in said memory if the 4-bit data word is non-coincident with any of said mapped 4-bit data words so that a channel 11 12 bit stream having no consecutive 1's is formed by a plurality of said 6-bit 13 code words and a plurality of said 3-bit code words; forming a subsequent 4-bit data word with lower significant bits of the 14 non-coincident data word; 15 determining a digital sum value of said channel bit stream; 16 17 detecting a code word "010" which occurs immediately following any one of said 6-bit code words; and 18 replacing the detected code word with a substitute code word "000" if 19 the replacement results in said digital sum value approaching zero. 20 4. A data modulation method comprising the steps of: 1 mapping, in a memory, 2-bit data words "00", "01", "10" and "11" to 2 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4-3 bit data words "0000", "0001", "1000" and "1001" to 6-bit code words 4 "101000", "100000", "001000" and "010000", respectively; 5 segmenting a data bit stream into a plurality of 4-bit data words; 6 7 converting each of the 4-bit data words to a 6-bit code word mapped in 8 said memory if the 4-bit data word is coincident with one of said mapped 4-9 bit data words, and converting higher significant two bits of the 4-bit data

10	word to a 3-bit code word mapped in said memory if the 4-bit data word is		
11	non-coincident with any of said mapped 4-bit data words so that a channel		
12	bit stream having no consecutive 1's is formed by a plurality of said 6-bit		
13	code words and a plurality of said 3-bit code words;		
14	forming a subsequent 4-bit data word with lower significant bits of the		
15	non-coincident data word;		
16	determining a digital sum value of said channel bit stream;		
17	detecting a code word "010000" which occurs immediately following		
18	any one of said 3-bit code words; and		
19	replacing the detected code word with a substitute code word		
20	"000000" if the replacement results in said digital sum value approaching		
21	zero.		
1	5. A data modulation method comprising the steps of:		
2	mapping, in a memory, 2-bit data words "00", "01", "10" and "11" to		
3	3-bit code words "101", "100", "001" and "010", respectively, and mapping 4-		
4	bit data words "0000", "0001", "1000" and "1001" to 6-bit code words		
5	"000101", "000100", "000001" and "000010", respectively;		
6	segmenting a data bit stream into a plurality of 4-bit data words;		
7	converting each of the 4-bit data words to a 6-bit code word mapped ir		
8	said memory if the 4-bit data word is coincident with one of said mapped 4-		
9	bit data words, and converting higher significant two bits of the 4-bit data		
10	word to a 3-bit code word mapped in said memory if the 4-bit data word is		
11	non-coincident with any of said mapped 4-bit data words so that a channel		
12	bit stream having no consecutive 1's is formed by a plurality of said 6-bit		
13	code words and a plurality of said 3-bit code words;		
14	forming a subsequent 4-bit data word with lower significant bits of the		
15	non-coincident data word;		
16	determining a digital sum value of said channel bit stream;		
17	detecting a code word "010" which is immediately followed by any		

3

one of said 6-bit code words; and 18 replacing the detected code word with a substitute code word "000" if 19 the replacement results in said digital sum value approaching zero. 20 6. A data modulation method comprising the steps of: 1 2 mapping, in a memory, 2-bit data words "00", "01", "10" and "11" to 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4-3 bit data words "0000", "0001", "1000" and "1001" to 6-bit code words 4 "000101", "000100", "000001" and "000010", respectively; 5 6 segmenting a data bit stream into a plurality of 4-bit data words; 7 converting each of the 4-bit data words to a 6-bit code word mapped in said memory if the 4-bit data word is coincident with one of said mapped 4-8 9 bit data words; converting higher significant two bits of the 4-bit data word to a 3-bit 10 code word mapped in said memory if the 4-bit data word is non-coincident 11 12 with any of said mapped 4-bit data words; 13 forming a subsequent 4-bit data word with lower significant bits of the 14 non-coincident data word so that a channel bit stream having no consecutive 15 1's is formed by a plurality of said 6-bit code words and a plurality of said 3-16 bit code words; 17 determining a digital sum value of said channel bit stream; 18 detecting a code word "000010" which is immediately followed by any one of said 3-bit code words; and 19 20 replacing the detected code word with a substitute code word 21 "000000" if the replacement results in said digital sum value approaching 22 zero. 1 7. The data modulation method of claim 2, wherein, in said

memory, a first group of 4-bit data words "001X", "01XX", "101X" and

"11XX" are mapped to 3-bit code words "101", "100", "001", "010",

- 4 respectively, a second group of 4-bit data words "0000", "0001", "1000" and
- 5 "1001" are mapped to said 3-bit code words "101", "100", "001", "010",
- 6 respectively, and a 4-bit data word "XXXX" is mapped to a 3-bit code word
- 7 "000", where the symbol X represents either "1" or "0",
- 8 wherein step (c) comprises using said first and second groups of data
- 9 words to convert said two higher significant bits of each 4-bit data word if
- said first group was used to convert two higher significant bits of an
- immediately preceding 4-bit data word, and using said 4-bit data word
- 12 "XXXX" to convert said two higher significant bits if said second group was
- 13 used to convert said two higher significant bits of said immediately preceding
- 14 4-bit data word,
- wherein step (d) comprises detecting said first predetermined 3-bit
- 16 code word when the first predetermined 3-bit code word is immediately
- 17 preceded by said second predetermined 3-bit code word and if said first
- 18 group of data words is used to convert subsequent two higher significant bits.
- 1 8. The data modulation method of claim 7, wherein said first
- 2 predetermined 3-bit code word is "010" and said second predetermined code
- 3 word is "000".
- 1 9. The data modulation method of claim 1, 2, 3, 4, 5, 6, 7 or 8,
- 2 further comprising the steps of detecting a bit sequence "010.101.010" in said
- 3 channel bit stream and replacing the detected bit sequence with a substitute
- 4 bit sequence "000. 000. 000".
- 1 The data modulation method of claim 1, 2, 3, 4, 5, 6, 7 or 8,
- 2 wherein the step of replacing the detected code word further comprises
- 3 updating said digital sum value.
- 1 11. The data modulation method of claim 1, 2, 3, 4, 5, 6, 7 or 8,

- 2 further comprising the step of restoring said detected code word when a bit
- 3 sequence having a predetermined number of consecutive 0's is formed in said
- 4 channel bit stream due to the replacement of said detected code with said
- 5 substitute code word "000".
- 1 12. The data modulation method of claim 1, 2, 3, 4, 5, 6, 7 or 8,
- 2 further comprising the steps of generating a synchronization pattern and
- 3 inserting the synchronization pattern to said channel bit stream.
- 1 13. The data modulation method of claim 12, wherein said
- 2 synchronization pattern comprises a bit sequence "000. 000. 000."
- 1 14. The data modulation method of claim 1, 2, 3, 4, 5, 6, 7 or 8,
- 2 further comprising the steps of:
- 3 storing a plurality of synchronization patterns in a memory;
- 4 selecting one of the synchronization patterns according to the amount
- 5 of offset from starting point of a sector on a recording disc; and
- 6 inserting the selected synchronization pattern to said channel bit
- 7 stream.
- 1 15. The data modulation method of claim 14, wherein each of said
- 2 synchronization patterns comprises a bit sequence "000. 000. 000."
 - 16. The data modulation method of claim 1, 2, 3, 4, 5, 6, 7 or 8,
- 2 further comprising the steps of:
- 3 storing, in a memory, a first group of synchronization patterns of even-
- 4 number of 1's and a second group of synchronization patterns of odd-number
- 5 of 1's;

- 6 selecting one of the synchronization patterns of even-number of 1's
- 7 from said first group and one of the synchronization patterns of odd-number

8	of 1's from said second group according to the amount of offset from starting		
9	point of a sector on a recording disc;		
10	choosing one of the selected synchronization patterns of even-number		
11	of 1's and odd-number of 1's so that the chosen synchronization pattern		
12	results in said digital sum value approaching zero; and		
13	inserting the chosen synchronization pattern to said channel bit stream.		
1	17. The data modulation apparatus of claim 16, wherein each of		
2	said synchronization patterns comprises a bit sequence "000. 000. 000."		
1	18. The data modulation method of claim 1, 2, 3, 4, 5, 6, 7 or 8,		
2	further comprising the steps of:		
3	mapping a plurality of code words to a plurality of data words in a		
4	memory;		
5	receiving said channel bit stream and detecting a bit sequence "000.		
6	000" in the received channel bit stream;		
7	replacing the detected bit sequence with a substitute bit sequence; and		
8	converting each code word of the channel bit stream to a data word		
9	corresponding to one of the data words mapped in said memory.		
1	19. The data modulation method of claim 18, wherein said		
2	substitute bit sequence is "010. 000".		
1	20. The data modulation method of claim 18, wherein said		
2	substitute bit sequence is "000. 010".		
1	21. The data modulation method of claim 18, wherein the replacing		
2	step further comprises detecting a bit sequence "000. 000. 000" and replacing		
3	the detected bit sequence with a bit sequence "010. 101. 010".		

1	22. The data modulation method of claim 18, wherein a plurality of		
2	3-bit code words are mapped in said memory to a plurality of 2-bit data		
3	words and a plurality of 6-bit code words are mapped to a plurality of 4-bit		
4	data words.		
1	23. A data modulation apparatus comprising:		
2	a buffer;		
3	conversion circuitry for converting an N-bit data word of a data bit		
4	stream to an M-bit code word and storing a plurality of said M-bit code		
5	words in said buffer to form a channel bit stream, where the integer M is		
6	greater than the integer N; and		
7	control circuitry for determining a digital sum value of said channel bit		
8	stream, detecting a bit sequence of a predetermined pattern in the stored		
9	channel bit stream, and replacing a bit "1" of said detected bit sequence with		
10	a bit " 0 " if the replacement results in said digital sum value approaching zero.		
1	24. A data modulation apparatus comprising:		
2	a memory for mapping a plurality of 4-bit data words to a plurality of		
3	3-bit code words;		
4	conversion circuitry for segmenting a data bit stream into a plurality of		
5	4-bit data words and successively shifting two bits at a time, converting		
6	higher significant two bits of each 4-bit data word to a 3-bit code word		
7	correspondingly mapped to the 4-bit data word in said memory and		
8	converting lower significant two bits of the 4-bit data word as higher		
9	significant two bits of a subsequent 4-bit data word to a 3-bit code word		
10	correspondingly mapped to said subsequent 4-bit data word so that a channel		
11	bit stream having no consecutive 1's is produced by a plurality of said 3-bit		
12	code words; so that a channel bit stream having no consecutive 1's is		
13	produced by a plurality of said 3-bit code words; and		
14	control circuitry for determining a digital sum value of said channel bit		

2

3

4

5

6 7

8

9

10 11

12

13 14

15

16

17

18

19

20

1

stream, detecting a first predetermined one of said 3-bit code words which is consecutive with a second predetermined one of said 3-bit code words, and replacing the detected code word with a substitute ode word "000" if the replacement results in said digital sum value approaching zero.

25. A data modulation apparatus comprising:

a memory for mapping 2-bit data words "00", "01", "10" and "11" to 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4-bit data words "0000", "0001", "1000" and "1001" to 6-bit code words "101000", "100000", "001000" and "010000", respectively;

conversion circuitry for successively segmenting a data bit stream into a plurality of 4-bit data words, converting each of the 4-bit data words to a 6-bit code word mapped in said memory if the 4-bit data word is coincident with one of said mapped 4-bit data words, converting higher significant two bits of the 4-bit data word to a 3-bit code word mapped in said memory if the 4-bit data word is non-coincident with any of said mapped 4-bit data words, and forming a subsequent 4-bit data word with lower significant bits of the non-coincident data word so that a channel bit stream having no consecutive 1's is formed by a plurality of said 6-bit code words and a plurality of said 3-bit code words; and

control circuitry for determining a digital sum value of said channel bit stream, detecting a code word "010" which occurs immediately following any one of said 6-bit code words, and replacing the detected code word with a substitute code word "000" if the replacement results in said digital sum value approaching zero.

26. A data modulation apparatus comprising:

a memory for mapping 2-bit data words "00", "01", "10" and "11" to 3bit code words "101", "100", "001" and "010", respectively, and mapping 4-

4 bit data words "0000", "0001", "1000" and "1001" to 6-bit code words

"101000", "100000", "001000" and "010000", respectively;

conversion circuitry for successively segmenting a data bit stream into a plurality of 4-bit data words, converting each of the 4-bit data words to a 6-bit code word mapped in said memory if the 4-bit data word is coincident with one of said mapped 4-bit data words, converting higher significant two bits of the 4-bit data word to a 3-bit code word mapped in said memory if the 4-bit data word is non-coincident with any of said mapped 4-bit data words, and forming a subsequent 4-bit data word with lower significant bits of the non-coincident data word so that a channel bit stream having no consecutive 1's is formed by a plurality of said 6-bit code words and a plurality of said 3-bit code words; and

control circuitry for determining a digital sum value of said channel bit stream, detecting a code word "010000" which occurs immediately following any one of said 3-bit code words, and replacing the detected code word with a substitute code word "000000" if the replacement results in said digital sum value approaching zero.

27. A data modulation apparatus comprising:

a memory for mapping 2-bit data words "00", "01", "10" and "11" to 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4-bit data words "0000", "0001", "1000" and "1001" to 6-bit code words "000101", "000100", "000001" and "000010", respectively;

conversion circuitry for successively segmenting a data bit stream into a plurality of 4-bit data words, converting each of the 4-bit data words to a 6-bit code word mapped in said memory if the 4-bit data word is coincident with one of said mapped 4-bit data words, converting higher significant two bits of the 4-bit data word to a 3-bit code word mapped in said memory if the 4-bit data word is non-coincident with any of said mapped 4-bit data words, and forming a subsequent 4-bit data word with lower significant bits of the non-coincident data word so that a channel bit stream having no consecutive

1's is formed by a plurality of said 6-bit code words and a plurality of said 3-bit code words; and

control circuitry for determining a digital sum value of said channel bit stream, detecting a code word "010" which is immediately followed by any one of said 6-bit code words, and replacing the detected code word with a substitute code word "000" if the replacement results in said digital sum value approaching zero.

28. A data modulation apparatus comprising:

a memory for mapping 2-bit data words "00", "01", "10" and "11" to 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4-bit data words "0000", "0001", "1000" and "1001" to 6-bit code words "000101", "000100", "000001" and "000010", respectively;

conversion circuitry for successively segmenting a data bit stream into a plurality of 4-bit data words, converting each of the 4-bit data words to a 6-bit code word mapped in said memory if the 4-bit data word is coincident with one of said mapped 4-bit data words, converting higher significant two bits of the 4-bit data word to a 3-bit code word mapped in said memory if the 4-bit data word is non-coincident with any of said mapped 4-bit data words, and forming a subsequent 4-bit data word with lower significant bits of the non-coincident data word so that a channel bit stream having no consecutive 1's is formed by a plurality of said 6-bit code words and a plurality of said 3-bit code words; and

control circuitry for determining a digital sum value of said channel bit stream, detecting a code word "000010" which is immediately followed by any one of said 3-bit code words, and replacing the detected code word with a substitute code word "000000" if the replacement results in said digital sum value approaching zero.

29. The data modulation apparatus of claim 24, wherein said

- 2 memory maps a first group of 4-bit data words "001X", "01XX", "101X" and
- 3 "11XX" to 3-bit code words "101", "100", "001", "010", respectively, maps a
- 4 second group of 4-bit data words "0000", "0001", "1000" and "1001" to said 3-
- 5 bit code words "101", "100", "001", "010", respectively, and maps a 4-bit data
- 6 word "XXXX" to a 3-bit code word "000", where the symbol X represents
- 7 either "1" or "0",
- 8 wherein said conversion circuitry uses said first and second groups of
- 9 data words to convert said two higher significant bits of each 4-bit data word
- 10 if said first group was used to convert two higher significant bits of an
- immediately preceding 4-bit data word, and uses said 4-bit data word
- 12 "XXXX" for converting said two higher significant bits if said second group
- 13 was used to convert two higher significant bits of said immediately preceding
- 14 4-bit data word,
- wherein said control circuitry detects said first predetermined 3-bit
- 16 code word when the first predetermined 3-bit code word is immediately
- 17 preceded by said second predetermined 3-bit code word and if said first
- 18 group of data words is used to convert subsequent two higher significant bits.
- 1 30. The data modulation apparatus of claim 29, wherein said first
- 2 predetermined 3-bit code word is "010" and said second predetermined code
- 3 word is "000".
- 1 31. The data modulation apparatus of claim 23, 24, 25, 26, 27, 28, 29
- 2 or 30, further comprising a replacement circuit for detecting a bit sequence
- 3 "010. 101. 010" in said channel bit stream and replacing the detected bit
- 4 sequence with a substitute bit sequence "000. 000. 000".
- 1 32. The data modulation apparatus of claim 23, 24, 25, 26, 27, 28, 29
- 2 or 30, wherein said control circuitry updates said digital sum value after the
- 3 detected code word is replaced with said code word "000".

1 33. The data modulation apparatus of claim 23, 24, 25, 26, 27, 28, 29 2 or 30, wherein said control circuitry restores said detected code word when a bit sequence having a predetermined number of consecutive 0's is formed in 3 said channel bit stream due to the replacement of said detected code with 4 5 said substitute code word "000". 34. The data modulation apparatus of claim 23, 24, 25, 26, 27, 28, 29 1 2 or 30, further comprising means for generating a synchronization pattern and 3 inserting the synchronization pattern to said channel bit stream. 35. 1 The data modulation apparatus of claim 34, wherein said 2 synchronization pattern comprises a bit sequence "000. 000. 000." 36. 1 The data modulation apparatus of claim 23, 24, 25, 26, 27, 28, 29 2 or 30, further comprising: a memory for storing a plurality of synchronization patterns; 3 4 means for selecting one of the synchronization patterns according to 5 the amount of offset from starting point of a sector on a recording disc; and 6 means for inserting the selected synchronization pattern to said 7 channel bit stream. 37. 1 The data modulation apparatus of claim 36, wherein each of 2 said synchronization patterns comprises a bit sequence "000. 000. 000." 1 38. The data modulation apparatus of claim 23, 24, 25, 26, 27, 28, 29 2 or 30, further comprising: 3 a memory for storing a first group of synchronization patterns of evennumber of 1's and a second group of synchronization patterns of odd-number 4 of 1's; 5

means for selecting one of the synchronization patterns of even-

43.

1

2

7	number of 1's from said first group and one of the synchronization patterns		
8	of odd-number of 1's from said second group according to the amount of		
9	offset from starting point of a sector on a recording disc;		
10	means for choosing one of the selected synchronization patterns of		
11	even-number of 1's and odd-number of 1's so that the chosen synchronization		
12	pattern results in said digital sum value approaching zero; and		
13	means for inserting the chosen synchronization pattern to said channel		
14	bit stream.		
1	39. The data modulation apparatus of claim 38, wherein each of		
2	said synchronization patterns comprises a bit sequence "000. 000. 000."		
1	40. The data modulation apparatus of claim 23, 24, 25, 26, 27, 28, 29		
2	or 30, further comprising:		
3	replacement circuitry for receiving said channel bit stream and		
4	detecting a bit sequence "000. 000" in the received channel bit stream, and		
5	replacing the detected bit sequence with a substitute bit sequence "010.000";		
6	a memory for mapping a plurality of code words to a plurality of data		
7	words; and		
8	conversion circuitry for receiving the channel bit stream from said		
9	replacement circuitry and converting each code word of the channel bit		
10	stream to a data word corresponding to one of the mapped data words of		
11	said memory.		
1	41. The data modulation apparatus of claim 40, wherein said		
2	substitute bit sequence is "010. 000".		
1	42. The data modulation apparatus of claim 40, wherein said		
2	substitute bit sequence is "000. 010".		

The data modulation apparatus of claim 40, wherein said

replacement circuit further detects a bit sequence "000. 000. 000" and

- 3 replacing the detected bit sequence with a bit sequence "010. 101. 010".
- 1 44. The data modulation apparatus of claim 40, wherein said
- 2 memory maps a plurality of 3-bit code words to a plurality of 2-bit data
- 3 words and maps a plurality of 6-bit code words to a plurality of 4-bit data
- 4 words.